國立台灣大學 電子設計自動化實驗室
This website is no longer maintained as of March 21, 2025.
Content may remain available, but no updates or support will be provided.
Click here or the "New Website" in the sidebar to redirect to our new website.
   
More News   |   Press   |   Meeting 公告
2026-05 恭喜張耀文教授榮獲自由時報報導 **「[台灣展現國際級實力 台大教授張耀文勇奪EDA論文發表全球榜首](https://news.ltn.com.tw/news/life/breakingnews/5422703)」**
2026-05 恭喜張耀文教授入選 **「[EDA Hall of Fame](https://tsung-wei-huang.github.io/EDA-HOF/)」**,並以具 EDA 影響力之頂級發表場域(DAC、ICCAD、TCAD、TODAES)論文總數位居全球名人堂第一
2026-04 恭喜張耀文教授榮獲 **「2026 IEEE CEDA Distinguished Service Award」**,成為全球第八位與非歐美首位獲獎者
2026-04 *ACM/IEEE Design Automation Conference (DAC2026)*
Paper title: **Late Breaking Results: A Unified Analytical Framework for MBFF Clustering and Placement for Timing, Power, and Area Co-Optimization**, 蘇絹淇 (Chuan-Chi Su), 楊育陞 (Yu-Sheng Yang), 李承彥 (Cheng-Yen Li), 陳少翔 (Shao-Hsiang Chen), and 張耀文 (Yao-Wen Chang)
2026-04 *ACM/IEEE Design Automation Conference (DAC2026)*
Paper title: **Late Breaking Results: Novel Qubit Mapping for Two-Dimensional Trapped-Ion Quantum Computing Systems**, 曾煒翔 (Wei-Hsiang Tseng), 張耀文 (Yao-Wen Chang), and 江介宏 (Jie-Hong Roland Jiang)
2026-04 *ACM/IEEE Design Automation Conference (DAC2026)*
Paper title: **Late Breaking Results: Unified PCB Routing Considering Pair-Spacing and Width-Range Constraints**, 洪維辰 (Wei-Chen Hung), 李致頡 (Jhih-Jie Lee), 王盛華 (Sheng-Hua Wang), and 張耀文 (Yao-Wen Chang)
2026-04 *ACM/IEEE Design Automation Conference (DAC2026)*
Paper title: **Late Breaking Results: 3D Analytical Placement with Smoothed Multi-die Wirelength Model**, 童星雨 (Xingyu Tong), 徐志榮 (Chih-Jung Hsu), 陳國豪 (Guohao Chen), 洪胤軒 (Yin-Hsuan Hung), 陳建利 (Jianli Chen), and 張耀文 (Yao-Wen Chang)
2026-04 *ACM/IEEE Design Automation Conference (DAC2026)*
Paper title: **Late Breaking Results: TSV Assignment for Backside Power Delivery Network Designs Considering Stress and IR-Drop Effects**, 劉懋澤 (Maoze Liu), 張耀文 (Yao-Wen Chang), and 趙開元 (Kai-Yuan Chao)
2026-02 *ACM/IEEE Design Automation Conference (DAC2026)*
Paper title: **Unified Rail-Signal Co-Design for Multilayer PCBs: Resource Allocation, IR-Drop, and Routability**, 黃威凱 (Wei-Kai Huang), 李致頡 (Jhih-Jie Lee), 張耀文 (Yao-Wen Chang), 呂暘 (Yang Lu), 白哲睿 (Jerry Bai), and 曾斌祺 (Bin-Chyi Tseng)
2025-11 恭喜蔡宗穎同學、毛韋翰同學榮獲自由時報報導 **「[44年來台灣首例!華碩與台大攜手奪ICCAD最佳論文獎](https://news.ltn.com.tw/news/life/breakingnews/5241310)」**
聯絡方式
地址:10617 台北市大安區羅斯福路四段一號國立台灣大學電子所博理館 406 室
電話:+886-2-3366-3700 - 6406 , +886-2-2363-5251 - 6406
傳真:+886-2-2368-1679 (請註明 博理館406室 EDA實驗室)
Contact
Company: Electronic Design Automation Lab, National Taiwan University
Address: BL406, No. 1, Sec. 4, Roosevelt Road, Taipei 10617, Taiwan (R.O.C.)
Phone: +886-2-3366-3700 - 6406, +886-2-2363-5251 - 6406
Fax: +886-2-2368-1679 (Please note EDA Lab, BL406)
mail to webmaster