|
|
|
|
ºaÅAº] |
|
|
|
|
¦~¥÷ |
¼ú¶µ |
¦W¦r |
¦W¦¸ |
|
|
2011 |
1st Winner of 2011 IEEE CEDA PATMOS-TAC Contest
|
¦ó«a½å
¦ó¤¸³Í
|
#1 |
|
|
2011 |
ºaÀò¹q¸ê¾Ç°|100¦~«×¾Ç³N°^Äm¼ú
|
±iÄ£¤å±Ð±Â (Yao-Wen Chang)
|
|
|
|
2011 |
ºaÀò99¦~«×°ê¬ì·|³Ç¥X¬ã¨s¼ú
|
±iÄ£¤å±Ð±Â (Yao-Wen Chang)
|
|
|
|
2010 |
The #1 worldwide in the citation ranking in the category of Hardware & Architecture in the Microsoft Academic Search Database link
|
±iÄ£¤å±Ð±Â
|
#1 |
|
|
2010 |
¤¤°ê¹q¾÷¤uµ{¾Ç·|«C¦~½×¤å¼ú
|
§õ¬f½n
|
²Ä¤@¦W |
|
|
2010 |
Best Paper Awar in IEEE International Conference on Computer Design (ICCD2010) Paper title: Provably good OPC modeling and its applications to interconnect optimization
|
¶À¤hÛ
ªL©¾½n
±iÄ£¤å
|
Best Paper Award |
|
|
2010 |
ºaÀò 2010 IBM Faculty Award
|
±iÄ£¤å±Ð±Â
|
|
|
|
2010 |
ºaÀò 99¦~«×»O¤j¬ìªL½×¤å¼úÀuµ¥¼ú
|
³\´Ü¶¯
±iÄ£¤å
|
Àuµ¥¼ú |
|
|
2010 |
ºa¤É¥xÆW¤j¾Ç¹q¤l¤uµ{¾Ç¬ã¨s©Ò©Òªø
|
±iÄ£¤å±Ð±Â
|
|
|
|
2010 |
Best Paper Award of EDA Session in the 21th VLSI Design/CAD Symposium, Taiwan. Paper title: ECO Timing and Mask-Cost Optimization with Redundant Wires
|
¤èÊo¤ª
²¦õ¦|
±iÄ£¤å
|
Best Paper Award |
|
|
2010 |
IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: Design-Hierarchy Aware Mixed-Size Placement for Routability Optimization
|
²ø©öÀM
Gi-Joon Nam
Charles J. Alpert
±iÄ£¤å
Jarrod Roy
Natarajan Viswanathan
|
|
|
|
2010 |
IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: Native-Conflict-Aware Wire Perturbation for Double Patterning Technology (Best Paper Nominee)
|
³¯«ä¦ö
±iÄ£¤å
|
|
|
|
2010 |
IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: High Variation-Tolerant Obstacle-Avoiding Clock Mesh Synthesis with Symmetrical Driving Trees
|
¬I«HÞ³
§õºü¾e
¦ó«a½å
±iÄ£¤å
|
|
|
|
2010 |
IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: Template-Mask Design Methodology for Double Patterning Technology
|
³\´Ü¶¯
±iÄ£¤å
Sani R. Nassif
|
|
|
|
2010 |
IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs
|
®}©s·¢
±iÄ£¤å
|
|
|
|
2010 |
IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: Redundant-Wires-Aware ECO Timing and Mask-Cost Optimization
|
¤èÊo¤ª
²¦õ¦|
±iÄ£¤å
|
|
|
|
2010 |
¤E¤Q¤K¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ ©wÃD²Õ
|
¼B«T§»
|
¨Î§@ |
|
|
2010 |
¤E¤Q¤K¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ ©wÃD²Õ
|
¼ÚÓT»x
®}¤l°a
|
¨Î§@ |
|
|
2010 |
NTUclock Àò 2010 ACM/IEEE ISPD °ê»Ú¹q¤l³]p¦Û°Ê¤Æ³nÅé¬ãµoÄvÁɲĤT¦W
|
¬I«HÞ³
§õºü¾e
¦ó«a½å
±iÄ£¤å
|
²Ä¤T¦W |
|
|
2010 |
ACM/IEEE Design Automation Conference (DAC2010) Paper title: Fast Timing-Model Independent Buffered Clock-Tree Synthesis
|
¬I«HÞ³(Xin-Wei Shih)
±iÄ£¤å(Yao-Wen Chang)
|
|
|
|
2010 |
ACM/IEEE Design Automation Conference (DAC2010) Paper title: Pulsed-latch-aware placement for timing-integrity optimization
|
²ø©öÀM(Yi-Lin Chuang)
Sangmin Kim
Youngsoo Shin
±iÄ£¤å(Yao-Wen Chang)
|
|
|
|
2010 |
ACM/IEEE Design Automation Conference (DAC2010) Paper title: Cross-Contamination Aware Design Methodology for Pin-Constrained Digital Microfluidic Biochips
|
ªLÑg¦t(Cliff Chiung-Yu Lin)
±iÄ£¤å(Yao-Wen Chang)
|
|
|
|
2009 |
ºaÀò¡u¤¤°ê¹q¾÷¤uµ{¾Ç·|98¦~«C¦~½×¤å¼ú¡v
|
ªLÑg¦t
|
²Ä¤@¦W |
|
|
2009 |
Àò±o¥xÆW¤j¾Ç¹q¤l©Ò97¾Ç¦~«×³Ì¨Î³Õ¤h½×¤å¼ú
|
¤è®a°¶
|
|
|
|
2009 |
IEEE/ACM International Conference on Computer-Aided Design (ICCAD2009) Paper title: An Efficient Pre-assignment Routing Algorithm for Flip-Chip Designs
|
Po-Wei Lee
Chung-Wei Lin
Yao-Wen Chang
|
|
|
|
2009 |
IEEE/ACM International Conference on Computer-Aided Design (ICCAD2009) Paper title: Simultaneous Layout Migration and Decomposition for Double Patterning Technology
|
Chin-Hsiung Hsu
Yao-Wen Chang
Sani R. Nassif
|
|
|
|
2009 |
IEEE/ACM International Conference on Computer-Aided Design (ICCAD2009) Paper title: Voltage-Drop Aware Analytical Placement by Global Power Spreading for Mixed-Size Circuit Designs
|
Yi-Lin Chuang
Po-Wei Lee
Yao-Wen Chang
|
|
|
|
2009 |
IEEE/ACM International Conference on Computer-Aided Design (ICCAD2009) Paper title: BIST Design Optimization for Large-Scale Embedded Memory Cores
|
Tzuo-Fan Chien
Wen-Chi Chao
Chien-Mo Li
Kuan-Yu Liao
Ming-Tung Chang
Min-Hsiu Tsai
Chih-Mou Tseng
|
|
|
|
2009 |
¤E¤Q¤C¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁɤ£©wÃD²Õ
|
³\´Ü¶¯
³¯«ä¦ö
|
¨Î§@ |
|
|
2009 |
¤E¤Q¤C¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁɤ£©wÃD²Õ
|
²ø©öÀM
|
Àuµ¥ |
|
|
2009 |
¤E¤Q¤C¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁɤ£©wÃD²Õ
|
§õ¬f½n
|
¯SÀu |
|
|
2009 |
NTUclock Àò 2009 ACM/IEEE ISPD °ê»Ú¹q¤l³]p¦Û°Ê¤Æ³nÅé¬ãµoÄvÁɲĤ@¦W
|
¬I«HÞ³
¦ó¤¸³Í
¾G¥ò¶v
±iÄ£¤å
|
²Ä¤@¦W |
|
|
2009 |
ACM/IEEE Design Automation Conference (DAC2009) Paper title: Spare-Cell-Aware Multilevel Analytical Placement
|
¦¿õºû
®}©s·¢
»¯¶}¤¸
±iÄ£¤å
|
|
|
|
2009 |
ACM/IEEE Design Automation Conference (DAC2009) Paper title: ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochip
|
ªLÑg¦t
±iÄ£¤å
|
|
|
|
2009 |
ACM/IEEE Design Automation Conference (DAC2009) Paper title: Thermal-driven analog placement considering device matching
|
ªL¬f§»
±i§»³Õ
Martin D. F. Wong
±iÄ£¤å
|
|
|
|
2009 |
ACM/IEEE Design Automation Conference (DAC2009) Paper title: Flip-Chip Routing with Unified Area-I/O Pad Assignments for Package-Board Co-Design
|
¤è®a°¶
Martin D. F. Wong
±iÄ£¤å
|
|
|
|
2009 |
Àò±o¡u97¾Ç¦~«×¥xÆW¿nÅé¹q¸ô»s³yªÑ¥÷¦³¤½¥qÃÙ§U¥x¤j¹q¤l©ÒEDA²Õ³Õ¤h¯Z¬ã¨s¥Í¼ú¾Çª÷¡v
|
¦ó¤¸³Í
¬I«HÞ³
|
|
|
|
2009 |
Àò±o¥xÆW¤j¾Ç¹q¤l©Ò96¾Ç¦~«×³Ì¨Î³Õ¤h½×¤å¼ú
|
³¯ªF³Ç
|
|
|
|
2009 |
Àò±o¥xÆW¤j¾Ç¹q¤l©Ò2008¦~¡u¾Ç¥Í³Ç¥X¬ã¨s¼ú¡v
|
³¯ªF³Ç
¹ù¥ú¸U
ªL¬f§»
|
|
|
|
2008 |
2008¦~¥xÆW¤j¾Ç³Ç¥Xªí²{¼ú¾Çª÷
|
³¯ªF³Ç
¦¿õºû
³¯¬Ó¦t
³\´Ü¶¯
|
|
|
|
2008 |
2008¦~¹q¤l©Ò¬ì§Þ^»y²³ø¤ñÁÉ
|
²ø©öÀM
¦ó«a½å
|
²Ä¤T¦W
|
|
|
2008 |
Àò±o·s«ä¬ì§Þ2008³Õ¤h¯Z¼ú¾Çª÷
|
®}©s·¢
|
|
|
|
2008 |
¹q¤l©ÒEDA²Õ³Õ¤h¯Zª½¤É
|
®}©s·¢
|
²Ä¤@¦W |
|
|
2008 |
¨H¤å¤¯±Ð±Â¦~«×½×¤å¼ú
|
³¯®õã¸
|
|
|
|
2008 |
VLSI Design/CAD Symposium, 2008 CAD²Õ³Ì¨Î½×¤å¼ú
|
³¯¬Ó¦t
|
|
|
|
2008 |
NTUgr Àò 2008 ACM/IEEE ISPD °ê»Ú¹q¤l³]p¦Û°Ê¤Æ³nÅé¬ãµoÄvÁɲĤG¦W
|
³¯¬Ó¦t
³\´Ü¶¯
±iÄ£¤å
|
²Ä¤G¦W |
|
|
2007 |
¥xÆW¤j¾Ç¹q¤l©Ò95¾Ç¦~«×³Ì¨Î³Õ¤h½×¤å¼ú
|
³¯®õã¸
|
|
|
|
2007 |
¥xÆW¤j¾Ç¹q¤l©Ò95¾Ç¦~«×³Ì¨ÎºÓ¤h½×¤å¼ú
|
ªL©¾½n
|
|
|
|
2007 |
¥xÆW¤j¾Ç¹q¤l©Ò2007¦~¡u¾Ç¥Í³Ç¥X¬ã¨s¼ú¡v
|
¤è®a°¶
|
|
|
|
2007 |
¥xÆW¤j¾Ç¹q¤l©Ò2007¦~¡u¾Ç¥Í³Ç¥X¬ã¨s¼ú¡v
|
³¯ªF³Ç
|
|
|
|
2007 |
¥xÆW¤j¾Ç¹q¤l©Ò2007¦~¡u¾Ç¥Í³Ç¥X¬ã¨s¼ú¡v
|
ªL¬f§»
|
|
|
|
2007 |
¥xÆW¤j¾Ç¹q¤l©Ò2007¦~¡u¾Ç¥Í³Ç¥X¬ã¨s¼ú¡v
|
§õ°ûµÓ
|
|
|
|
2007 |
¼ï¤å²W¤å±Ð°òª÷·|¼ú¾Çª÷
|
³\³Íµa
|
|
|
|
2007 |
¾á¥ô³»¦y·|ij 2008 ACM/IEEE DAC ijµ{©eû (Technical Program Committee)
|
±iÄ£¤å±Ð±Â
|
|
|
|
2007 |
³»¦y·|ij 2008 IEEE/ACM ICCAD °õ¦æ©eû (Executive Committee)
|
±iÄ£¤å±Ð±Â
|
|
|
|
2007 |
³»¦y´Á¥Z IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ½s¿è
|
±iÄ£¤å±Ð±Â
|
|
|
|
2007 |
³»¦y·|ij IEEE/ACM ICCAD ½×¤å 6½g
|
¹êÅç«Ç
|
¥þ¥@¬É²Ä¤@¦W |
|
|
2007 |
²Ä¤»©¡¡u2007¦~ACM °ê»Ú¹q¸£»²§U³]p°¨©ÔªQÄvÁÉ¡v(EDA ¶øªL¤Ç¨Èµ{¦¡ÄvÁÉ)
|
¦¿õºû ³¯ªF³Ç
|
²Ä¤@¦W |
|
|
2007 |
2007¦~¥x¤j¹q¤l©ÒEDA²ÕºÓ¤hºÂ¸Õ¤J¾Ç
|
ªLÑg¦t
|
²Ä¤@¦W |
|
|
2007 |
2007¦~¥x¤j¹q¾÷©ÒCS²ÕºÓ¤hºÂ¸Õ¤J¾Ç
|
¬I«HÞ³
|
²Ä¤@¦W |
|
|
2007 |
¤¤°ê¹q¾÷¤uµ{¾Ç·|«C¦~½×¤å¼ú
|
ªL©¾½n
|
²Ä¤@¦W |
|
|
2007 |
¤¤°ê¹q¾÷¤uµ{¾Ç·|«C¦~½×¤å«ü¾É¼ú
|
±iÄ£¤å
|
²Ä¤@¦W |
|
|
2007 |
¹q¤l©ÒEDA²Õ³Õ¤h¯Zª½¤É
|
²ø©öÀM
|
²Ä¤@¦W |
|
|
2007 |
¹q¤l©ÒEDA²Õ³Õ¤h¯Z¦¨ÁZ
|
³\´Ü¶¯
|
²Ä¤G¦W |
|
|
2007 |
¹q¤l©ÒEDA²Õ³Õ¤h¯Z¦¨ÁZ
|
ªL¨Ì¼ä
|
²Ä¤@¦W |
|
|
2007 |
¥xÆW¯qµØ¹q¸£ªÑ¥÷¦³¤½¥qEDA²Õ³Õ¤h¯Z¬ã¨s¥Í¼ú¾Çª÷
|
²ø©öÀM
|
|
|
|
2007 |
Prof. Margarida Jacome Memorial Travel Award for ICCAD
|
³ëªÃÂE
|
|
|
|
2007 |
¥xÆW·s«ä¬ì§ÞªÑ¥÷¦³¤½¥qEDA²Õ³Õ¤h¯Z¬ã¨s¥Í¼ú¾Çª÷
|
³\´Ü¶¯
|
|
|
|
2007 |
¬ìªL½×¤å¼ú(Lam Thesis Award)
|
ªL©¾½n ±iÄ£¤å
|
Àuµ¥¼ú |
|
|
2007 |
2007¦~²Ä¤»©¡°ê»Ú ACM CADathlon at ICCAD ÄvÁÉ¥xÆW°ö°V¨M¿ï
|
³¯«ä¦ö
|
²Ä¤@¦W |
|
|
2007 |
2007¦~²Ä¤»©¡°ê»Ú ACM CADathlon at ICCAD ÄvÁÉ¥xÆW°ö°V¨M¿ï
|
³¯¬Ó¦t ³\´Ü¶¯
|
²Ä¤¦W |
|
|
2007 |
ICCAD ³Ì¨Î½×¤å¼ú´£¦W
|
³¯¬Ó¦t ©P«äºÍ ¤ý¸tÀs ±iÄ£¤å
|
|
|
|
2007 |
ICCAD Travel Grant Award
|
³ëªÃÂE
|
|
|
|
2007 |
The 18th VLSI Design/CAD Symposium, Taiwan
|
³ëªÃÂE ·¨¨Î¬Â ±iÄ£¤å
|
Best Paper Award |
|
|
2007 |
¨H¤å¤¯±Ð±Â¦~«×½×¤å¼ú
|
³¯ªF³Ç
|
|
|
|
2007 |
Àò¿ï¬°´´³³´´ºaÅA·|û
|
³¯®õ㸠©P«äºÍ ªL©¾½n
|
|
|
|
2007 |
¤E¤Q¤¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ©wÃD²Õ
|
³\³Íµa ¶À¤hÛ §õ©s²» ªL©¾½n
|
¯SÀu |
|
|
2007 |
¤E¤Q¤¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ©wÃD²Õ
|
¾G¥ò¶v ®}©s·¢
|
¨Î§@ |
|
|
2007 |
¤E¤Q¤¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁɤ£©wÃD²Õ
|
¤è®a°¶ ³\´Ü¶¯
|
¯SÀu |
|
|
2007 |
¤E¤Q¤¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁɤ£©wÃD²Õ
|
³¯«H¦¨ ²ø©öÀM
|
¨Î§@ |
|
|
2007 |
¤E¤Q¤¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁɤ£©wÃD²Õ
|
¹ù¥ú¸U ³¯®õã¸
|
¨Î§@ |
|
|
2007 |
95 ¦~¹q¤l©Ò EDA ²ÕºÓ¤h¤J¾Ç¦Ò¸Õ
|
»¯¤åºö
|
²Ä¤@¦W |
|
|
2007 |
95 ¦~¹q¾÷©Ò CS ²ÕºÓ¤h¤J¾Ç¦Ò¸Õ
|
²¦õ¦|
|
²Ä¤@¦W |
|
|
2007 |
ACM/IEEE Design Automation Conference (DAC2007) Paper title: MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs
|
³¯ªF³Ç ³ëªÃÂE ±iÄ£¤å ¶ÀºÖ§U(MTK) ¼B¨å©¨(MTK)
|
|
|
|
2007 |
ACM/IEEE Design Automation Conference (DAC2007) Paper title: A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages
|
¼B§»¼Ý §õ°ûµÓ ±iÄ£¤å
|
|
|
|
2007 |
ACM/IEEE Design Automation Conference (DAC2007) Paper title: Analog Placement based on Novel Symmetry-Island Formulation
|
ªL¬f§» ªL¥@©÷(Springsoft)
|
|
|
|
2007 |
ACM/IEEE Design Automation Conference (DAC2007) Paper title: An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design (best paper nominee; received the highest score in the beyond-die track)
|
¤è®a°¶ ³\´Ü¶¯ ±iÄ£¤å
|
|
|
|
2006 |
Àò±o¥xÆW¤j¾Ç¹q¤l©Ò2006¦~¡u¾Ç¥Í³Ç¥X¬ã¨s¼ú¡v
|
³¯¬Ó¦t
|
|
|
|
2006 |
Àò±o¥xÆW¤j¾Ç³Ç¥Xªí²{¼ú
|
¦¿õºû ³¯«H¦¨
|
|
|
|
2006 |
Àò±oICCAD CADathlon
|
³¯ªF³Ç ¦¿õºû
|
²Ä¤T¦W |
|
|
2006 |
Àò±o¡u¥xÆW¿nÅé¹q¸ô»s³yªÑ¥÷¦³¤½¥qEDA²Õ³Õ¤h¯Z¬ã¨s¥Í¼ú¾Çª÷¡v
|
³\´Ü¶¯
|
|
|
|
2006 |
¹q¤l©ÒEDA²ÕºÓ¤h¯Z¦¨ÁZ²Ä¤G¦W
|
ªL©¾½n
|
|
|
|
2006 |
¹q¤l©ÒEDA²ÕºÓ¤h¯Z¦¨ÁZ²Ä¤@¦W
|
©P«äºÍ
|
|
|
|
2006 |
¹q¤l©ÒEDA²Õ³Õ¤h¯Z¦¨ÁZ
|
³¯¬Ó¦t
|
²Ä¤G¦W |
|
|
2006 |
Àò±o«ä·½¬ì§Þ±Ð¨|°òª÷·| 2006¦~EDA¼úÀyª÷ (ICCAD2006) Paper title: A routing algorithm for flip chip design
|
¤è®a°¶ ªL¨Ì¼ä ³ëªÃÂE ±iÄ£¤å
|
|
|
|
2006 |
Àò±o«ä·½¬ì§Þ±Ð¨|°òª÷·| 2006¦~EDA¼úÀyª÷ (ICCAD2006) Paper title: Current Path Analysis for Electrostatic Discharge Protection
|
¼B§»¼Ý ªL©¾½n ©P«äºÍ ±iÄ£¤å
|
|
|
|
2006 |
Àò±o«ä·½¬ì§Þ±Ð¨|°òª÷·| 2006¦~EDA¼úÀyª÷ (ICCAD2006) Paper title: Voltage Island Partitioning and Floorplanning for Power Optimization Under Timing Constraints
|
§õ°ûµÓ ¼B§»¼Ý ±iÄ£¤å
|
|
|
|
2006 |
±o«ä·½¬ì§Þ±Ð¨|°òª÷·| 2006¦~EDA¼úÀyª÷ (ICCAD2006) Paper title: A High-Quality Mixed-Size Analytical Placement System for Large-Scale Circuit Designs
|
³¯ªF³Ç ¦¿õºû ³\¤Ñ¹ü ³¯«H¦¨ ±iÄ£¤å
|
|
|
|
2006 |
Àò±o«ä·½¬ì§Þ±Ð¨|°òª÷·| 2006¦~EDA¼úÀyª÷ (ICCAD2006) Paper title: An Optimal Simultaneous Diode/Jumper Insertion Algorithm for Antenna Fixing
|
¦¿õºû ±iÄ£¤å
|
|
|
|
2006 |
Àò±o«ä·½¬ì§Þ±Ð¨|°òª÷·| 2006¦~EDA¼úÀyª÷ (DAC2006) Paper title: Placement of Digital Microfluidic Biochips Using the T-tree Formulation
|
³ëªÃÂE ±iÄ£¤å
|
|
|
|
2006 |
Àò±o«ä·½¬ì§Þ±Ð¨|°òª÷·| 2006¦~EDA¼úÀyª÷ (DAC2006) Paper title: Novel Full-Chip Gridless Routing Considering Double-Via Insertion
|
³¯¬Ó¦t ½±±öªÚ ±iÄ£¤å
|
|
|
|
2006 |
¤E¤Q¥|¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁɤ£©wÃD²Õ
|
³¯ªF³Ç ¦¿õºû ³\¤Ñ¹ü ³¯«H¦¨
|
¯SÀu |
|
|
2006 |
¤E¤Q¥|¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ©wÃD²Õ
|
³¯«Û»« ¤è®a°¶
|
Àuµ¥ |
|
|
2006 |
¤E¤Q¥|¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ©wÃD²Õ
|
²ø©öÀM §õ©s²»
|
¨Î§@ |
|
|
2006 |
¤E¤Q¥|¾Ç¦~«×±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁɤ£©wÃD²Õ
|
ªL»Aíõ ªL¨Ì¼ä
|
¨Î§@ |
|
|
2006 |
Àò±o¥xÆW¤j¾Ç¡u±Ð¾ÇÀu¨}¼ú¡vAll-university Excellent Teacher Award, National Taiwan University, September 2006
|
±iÄ£¤å±Ð±Â
|
|
|
|
2006 |
NTUplace Àò 2006 ACM/IEEE ISPD °ê»Ú¹q¤l³]p¦Û°Ê¤Æ ¸m³nÅé ¬ãµoÄvÁɲĤT¦W (¤À¶µµû¤ñ: ¾É½uªø²Ä¤@¦W; ¾ãÅé«~½è²Ä¤G¦W [»P²Ä¤@¦W®t¶Z¤p©ó 1%]; ¾ãÅéÁ`¤À²Ä¤T¦W [»P²Ä¤@¦W®t¶Z¤p©ó 2%, »~®t½d³ò¤º])
|
³¯ªF³Ç ¦¿õºû ³¤Ñ¹ü ³¯«H¦¨ ±iÄ£¤å
|
|
|
|
2006 |
ACM/IEEE Design Automation Conference (DAC2006) Paper title: Placement of Digital Microfluidics Biochips Using the T-tree Formulation
|
³ëªÃÂE ·¨¨Î¬Â ±iÄ£¤å
|
|
|
|
2006 |
ACM/IEEE Design Automation Conference (DAC2006) Paper title: Novel Full-Chip Gridless Routing Considering Double-Via Insertion
|
³¯¬Ó¦t ½±±öªÚ ±iÄ£¤å
|
|
|
|
2005 |
Àò±o¡u»OÆW¤j¾Ç¾Ç¥Í³Ç¥Xªí²{¼ú¾Çª÷¡v
|
³\´Ü¶¯
|
|
|
|
2005 |
Àò±o¡uIncentia ¿o·Q¬ì§ÞªÑ¥÷¦³¤½¥qEDA²ÕºÓ¤h¯Z¬ã¨s¥Í¼ú¾Çª÷¡v
|
ªL©¾½n
|
|
|
|
2005 |
Àò±o¡u¥xÆW¿nÅé¹q¸ô»s³yªÑ¥÷¦³¤½¥qEDA²Õ³Õ¤h¯Z¬ã¨s¥Í¼ú¾Çª÷¡v
|
³¯¬Ó¦t
|
|
|
|
2005 |
ÀòÀsÄ˽פå¼ú
|
¦ó©v©ö
|
|
|
|
2005 |
Àò¬ìªL½×¤å¼úÀYµ¥¼ú
|
Ĭ¬f¿o
|
|
|
|
2005 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-¤£©wÃD²Õ
|
³¯ªF³Ç
|
¨Î§@ |
|
|
2005 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-¤£©wÃD²Õ
|
¤è®a°¶
ªL¨Ì¼ä
|
¨Î§@ |
|
|
2005 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-¤£©wÃD²Õ
|
±i®f®p
|
¯SÀu |
|
|
2005 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
³¯¬Ó¦t
½±±öªÚ
|
¨Î§@ |
|
|
2005 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
§õ°ûµÓ
³¯«Û»«
|
Àuµ¥ |
|
|
2005 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
³\´Ü¶¯
³¯«H¦¨
|
¯SÀu |
|
|
2005 |
Àò±o¤¤°ê¹q¾÷¤uµ{¾Ç·|«C¦~½×¤å¼ú
|
§d«Û½n
|
|
|
|
2005 |
ACM/IEEE Design Automation Conference (DAC2005)
Paper title: An Optimal Jumper Insertion Algorithm for Antenna Effect voidance/Fixing
|
Ĭ¬f¿o
±iÄ£¤å
|
|
|
|
2005 |
ACM/IEEE Design Automation Conference (DAC2005)
Paper title: Multilevel Full-Chip Routing for the X-Based Architecture (Best Paper Nomination)
|
¦ó©v©ö
±i®f®p
±iÄ£¤å
³¯¤Ö³Ç
|
|
|
|
2005 |
Àò¬ìªL½×¤å¼úÀuµ¥¼ú
|
¦ó©v©ö
|
|
|
|
2005 |
Àò±o°ê¬ì·|¡u¬ã¨sp¹º²Ä¤@¯Å¥D«ù¶O¡v (³Ç¥X¬ã¨s¼ú)
|
±iÄ£¤å±Ð±Â
|
|
|
|
2005 |
¹q¤l©ÒEDA²Õ³Õ¤h¯Zª½¤É²Ä¤@¦W
|
³¯¬Ó¦t
|
|
|
|
2005 |
¹q¤l©ÒICS²ÕºÓ¤h¯Z¦¨ÁZ²Ä¤@¦W
|
³¯¬Ó¦t
|
|
|
|
2005 |
¹q¾÷©ÒCS²ÕºÓ¤h¯Z¦¨ÁZ²Ä¤@¦W
|
½±±öªÚ
|
|
|
|
2004 |
ACM/IEEE Asia South Pacific Design Automation Conference (ASP-DAC-2004)
Paper title: Temporal floorplanning using 3D-subTCG (Best Paper Nomination)
|
³ëªÃÂE
·¨¨Î¬Â
±iÄ£¤å
³¯«H¶©
|
|
|
|
2004 |
¥xÆW¤j¾Ç±Ð¾ÇÀu¨}¼ú
All-university Excellent Teacher Award, National Taiwan University, September 2004.
|
±iÄ£¤å
|
|
|
|
2004 |
¥xÆW¤j¾Çº©¡¬ã¨s¦¨´N¼ú
All-university Research Achievement Award, National Taiwan University, September 2004.
|
±iÄ£¤å
|
|
|
|
2004 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-¤£©wÃD²Õ
|
³¯ªF³Ç
|
¨Î§@ |
|
|
2004 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-¤£©wÃD²Õ
|
³¯®õã¸
³¯¸t¤¥
|
¯SÀu |
|
|
2004 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
±i®f®p
¤è¦tºú
|
¨Î§@ |
|
|
2004 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
¦¿õºû
³\¤Ñ¹ü
|
Àuµ¥ |
|
|
2004 |
SIGDA/DAC University Booth at DAC, 2004.
|
³¯®õã¸
¦ó©v©ö
³¯ªF³Ç
|
|
|
|
2004 |
«ä·½¬ì§Þ±Ð¨|°òª÷·| DAC½×¤å¼ú :
Paper title:Efficient Power/Ground Network Analysis for Power Integrity-Driven Design Methodology
|
§d¯À½n
±iÄ£¤å
|
|
|
|
2004 |
°ê¬ì·|²Ä¤T©¡¡]93¦~«×¡^§d¤j·ß¬ö©À¼ú
|
±iÄ£¤å
|
|
|
|
2004 |
2004¦~¥x¤j¹q¾÷©ÒCS²ÕºÓ¤hºÂ¸Õ¤J¾Ç
|
½±±öªÚ
|
²Ä¤@¦W |
|
|
2003 |
ACM Transactions on Design Automation of Electronic Systems (TODAES) --Rectilinear block placement using B*-trees (Nomination for Best Paper Award )
|
§d¥ú¶{
±i¶³´¼
±iÄ£¤å
|
|
|
|
2003 |
¥x¤j¹q¤l©Ò¥D¿ì²Ä¤G©¡¹q¤l³]p³Ð·sÄvÁÉ
|
³¯ªF³Ç
|
¯SÀu |
|
|
2003 |
«ä·½¬ì§Þ±Ð¨|°òª÷·|(«ä·½¬ì§ÞªÑ¥÷¦³¤½¥qÃÙ§U)
ACM/IEEE Design Automation Conference (DAC)
½×¤å¼ú (¬°¥»¦~«×°ß¤@Àò¼úªÌ)
|
§õ°V¬F
±iÄ£¤å
|
|
|
|
2003 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-¤£©wÃD²Õ
|
¤ý¸tÀs
|
¤J¿ï |
|
|
2003 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-¤£©wÃD²Õ
|
³ëªÃÂE
|
¤J¿ï |
|
|
2003 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-¤£©wÃD²Õ
|
¦ó©v©ö
|
Àuµ¥ |
|
|
2003 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
½²ªQªÚ
³¯®a§»
|
¤J¿ï |
|
|
2003 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
´^§Ó¬v
|
Àuµ¥ |
|
|
2003 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
³¯ªF³Ç
|
¯SÀu |
|
|
2003 |
¥xÆW¤j¾Ç¬ìªL½×¤å¼ú¤j¾Ç³¡±MÃD§Þ³N³ø§i
|
³¯ªF³Ç
|
ÀYµ¥¼ú |
|
|
2003 |
¸gÀÙ³¡¤u·~§½¥D¿ì²Ä¤G©¡µL½u³q°T³nÅéÄvÁɦæ°Ê¤WºôÀ³¥Î²Õ
|
³¯ªF³Ç
|
«ax |
|
|
2002 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-¤£©wÃD²Õ
|
ªL¥@¥
|
Àuµ¥ |
|
|
2002 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
·¨¤h½å
¤ý¸tÀs
|
¤J¿ï |
|
|
2002 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
§d©s¿²
|
Àuµ¥ |
|
|
2002 |
2003¦~¥x¤j¹q¾÷©ÒCS²ÕºÓ¤hºÂ¸Õ¤J¾Ç
|
³¯ªF³Ç
|
º]º |
|
|
2002 |
¤¤µØ¥Á°ê¸ê°T¾Ç·|³Õ¤h½×¤å
|
ªL®a¥Á
|
¨Î§@ |
|
|
2002 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
¦ó©v©ö
´^§Ó¬v
|
¯SÀu |
|
|
2002 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
µ{¯q½÷
|
¯SÀu |
|
|
2002 |
¤¤°ê¹q¾÷¤uµ{¾Ç·|«C¦~½×¤å¼úºÓ¤h½×¤å Thesis title: A Novel Framework for Multilevel Routing Considering Routability and Performance
|
ªL¥@¥
|
²Ä¤T¦W |
|
|
2002 |
The 13th VLSI Design/CAD Symposium
Paper title: Integrating Buffer Planning with Floorplanning for Simultaneous Area, Timing, Noise, and Congestion Optimization (Highest Score)
|
µ{¯q½÷
±iÄ£¤å
²ø¤¯½÷
|
|
|
|
2002 |
¡]º©¡¡^¨H¤å¤¯±Ð±Â¦~«×½×¤å¼ú
|
ªL®a¥Á
|
|
|
|
2002 |
IEEE/ACM International Conference on Computer-Aided Design (ICCAD'02) Paper title: A Novel Framework for Multilevel Routing Considering Routability and Performance (Best Paper Nomination)
|
ªL¥@¥
±iÄ£¤å
|
|
|
|
2002 |
2002¦~¥x¤j¹q¤l©ÒICS²ÕºÓ¤h¤J¾Ç¦Ò¸Õ
|
ªL©y°¶
|
º]º |
|
|
2001 |
The 12th VLSI Design/CAD Symposium
Paper title: A P-admissible non-slicing floorplan representation with a worst-case linear-time packing scheme
(Highest Score)
|
ªL®a¥Á
ªL¥@¥
±iÄ£¤å
|
|
|
|
2001 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
³\õ»Ê
|
¤J¿ï |
|
|
2001 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
µ{¯q½÷
|
¤J¿ï |
|
|
2001 |
±Ð¨|³¡¥D¿ì¤j¾Ç®Õ°|¿nÅé¹q¸ô¹q¸£»²§U³]p³nÅé»s§@ÄvÁÉ-©wÃD²Õ
|
ªL¥@¥
|
¯SÀu |
|
|
2001 |
IEEE International Conference on Computer Design (ICCD'01) CAD Track
Paper title: Generic ILP-based approaches for dynamically reconfigurable FPGA partitioning (Highest Score)
|
§d¥ú¶{
ªL®a¥Á
»¯®a¦õ
±iÄ£¤å
|
|
|
|
2001 |
¡]º©¡¡^°ê®a¬ì¾Ç©eû·|ºÓ¤h½×¤å¼ú
Thesis title: Performance-driven modeling and optimization under the transmission-line delay model
|
³¯®õã¸
|
|
|
|
2000 |
ACM/IEEE Design Automation Conference (DAC'2K)
Paper title: B*-trees: A New Representation for Nonslicing Floorplans (Best Paper Nomination)
|
±i¶³´¼
±iÄ£¤å
§d¥ú¶{
§d¯À½n
|
|
|
|
2000 |
The 11th VLSI Design/CAD Symposium
Paper title: Simultaneous wire sizing and buffer insertion/sizing with applications to interconnect-driven floorplanning (³Ì¨Î¾Ç¥Í
½×¤å¼ú)
|
±i®a·½
¦¿¿·¯ø
|
|
|
|
1999 |
EE Time Citation
Paper title: Universal switch blocks for three-dimensional FPGA design
|
§d¥ú¶{
®}°êµ{
±iÄ£¤å
|
|
|
|
1998 |
¤¤°ê¹q¾÷¤uµ{¾Ç·|«C¦~½×¤å¼úºÓ¤h½×¤å
Thesis title: Matching-based Algorithms for FPGA Segmentation Design
|
ªL®a¥Á
|
²Ä¤G¦W |
|
|
1996 |
ACM International Aymposium on Field-Programmable Gate Arrays (FPGA'96)
Paper title: Universal switch-module design for symmetrical-array-based FPGAs (Highest Score)
|
±iÄ£¤å
D. F. Wong
C. K. Wong
|
|
|
|
1995 |
IEEE International Conference on Computer Design (ICCD'95)
Paper title: FPGA global routing based on a new congestion metric (Best Paper Award)
|
±iÄ£¤å
D. F. Wong
C. K. Wong
|
|
|