國立台灣大學 電子設計自動化實驗室
   
All News of EDA Lab
2017-07 臺科大電機系方劭云教授榮獲第八屆TICD傑出年輕學者獎
2017-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2017) Paper title: Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints, 吳彥儀 (Yen-Yi Wu) and 張耀文 (Yao-Wen Chang)
2017-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2017) Paper title: Clock-Aware Placement for Large-Scale Heterogeneous FPGAs, 郭瑍 (Yun-Chih Kuo), 黃朝琴 (Chau-Chin Huang), 陳士鈞 (Shih-Chun Chen), 蔣君涵 (Chun-Han Chiang), 張耀文 (Yao-Wen Chang), and 郭斯彥 (Sy-Yen Kuo)
2017-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2017) Paper title: Redistribution Layer Routing for Wafer-Level Integrated Fan-Out Package-on-Packages, 林庭州 (Ting-Chou Lin), 綦家志 (Chia-Chih Chi) and 張耀文 (Yao-Wen Chang)
2017-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2017) Paper title: An Integrated-Spreading-Based Macro-Refining Algorithm for Large-Scale Mixed-Size Circuit Designs, 陳思鐸 (Szu-To Chen), 張耀文 (Yao-Wen Chang) and 陳東傑 (Tung-Chieh Chen)
2017-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2017) Paper title: A Novel Damped-Wave Framework for Macro Placement, 張晉豪 (Chin-Hao Chang), 張耀文 (Yao-Wen Chang) and 陳東傑 (Tung-Chieh Chen)
2017-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2017) Paper title: Blockage-Aware Terminal Propagation for Placement Wirelength Minimization, 楊勝為 (Sheng-Wei Yang), 張耀文 (Yao-Wen Chang) and 陳東傑 (Tung-Chieh Chen)
2017-06 黃朝琴獲得2016年度聯發科技創新研發中心博士班人才培育獎學金
2017-05 蘇育萱獲得2016年度臺灣積體電路設計學會博士論文獎
2017-05 吳一鵬獲得2016年度臺灣積體電路設計學會碩士論文獎
2017-04 2nd Place at 2017 ACM ISPD FPGA Placement Contest, 郭瑍 (Yun-Chih Kuo), 黃朝琴 (Chau-Chin Huang), 陳士鈞 (Shih-Chun Chen), 蔣君涵 (Chun-Han Chiang), 張耀文 (Yao-Wen Chang), and 郭斯彥 (Sy-Yen Kuo)
2017-02 ACM/IEEE Design Automation Conference (DAC2017) Paper title: Fogging Effect Aware Placement in Electron Beam Lithography, 黃于真 (Yu-Chen Huang), 張耀文 (Yao-Wen Chang)
2017-02 ACM/IEEE Design Automation Conference (DAC2017) Paper title: Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs, 陳建利 (Jianli Chen), 朱自然 (Ziran Zhu), 朱文興 (Wenxing Zhu), and 張耀文 (Yao-Wen Chang) (Best Paper Nominee)
2017-02 ACM/IEEE Design Automation Conference (DAC2017) Paper title: Graph-Based Logic Bit Slicing for Datapath-Aware Placement, 黃朝琴 (Chau-Chin Huang), 林柏僑 (Bo-Qiao Lin), 李昕穎 (Hsin-Yin Lee), 張耀文 (Yao-Wen Chang), 吳國勝 (Kuo-Sheng Wu), and 楊君智 (Jun-Zhi Yang)
2017-02 ACM/IEEE Design Automation Conference (DAC2017) Paper title: Detailed Placement for Two-Dimensional Directed Self-Assembly Technology, 林植文(Zhi-Wen Lin), 張耀文 (Yao-Wen Chang)
2017-01 104學年度教育部主辦大學校院積體電路電腦輔助設計軟體製作競賽 定題組佳作: 吳彥儀 定題組佳作: 林庭州、王占翎、余海娟
2017-01 蘇育萱獲得台灣大學電子所104學年度最佳博士論文獎
2017-01 吳一鵬獲得台灣大學電子所104學年度最佳碩士論文獎
2016-12 黃朝琴、吳一鵬獲得台灣大學電子所2016年「學生傑出研究獎」
2016-10 吳一鵬獲得中國電機工程學會105年青年論文獎 (張耀文教授指導)
2016-08 Best Paper Award of EDA Session in the 27th VLSI Design/CAD Symposium, Taiwan. Paper title: An effective RDL routing algorithm for the InFO WLCSP technology, 林柏僑, 林庭州, 張耀文
2016-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2016) Paper title: Redistribution layer routing for integrated fan-out wafer-level chip-scale packages, 林柏僑 (Bo-Qiao Lin), 林庭州 (Ting-Chou Lin) and 張耀文 (Yao-Wen Chang)
2016-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2016) Paper title: VCR: simultaneous via-template and cut-template-aware routing for directed self-Assembly technology, 蘇育萱 (Yu-Hsuan Su) and 張耀文 (Yao-Wen Chang)
2016-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2016) Paper title: DSA-compliant routing for two-dimensional patterns using block copolymer lithography, 蘇育萱 (Yu-Hsuan Su) and 張耀文 (Yao-Wen Chang)
2016-04 International Symposium on Physical Design (ISPD2016) Paper title: Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs, 林植文 (Zhi-Wen Lin), 張耀文 (Yao-Wen Chang)
2016-02 ACM/IEEE Design Automation Conference (DAC2016) Paper title: Timing-Driven Cell Placement Optimization for Early Slack Histogram Compression, 黃朝琴 (Chau-Chin Huang), 劉彥君 (Yen-Chun Liu), 呂佑昇 (Yu-Sheng Lu), 郭瑍 (Yun-Chih Kuo), and 張耀文 (Yao-Wen Chang)
2016-02 ACM/IEEE Design Automation Conference (DAC2016) Paper title: QB-Trees: Towards An Optimal Topological Representation with Applications to Analog Layout Designs, 吳一鵬 (I-Peng Wu), 歐紘誌 (Hung-Chih Ou), and 張耀文 (Yao-Wen Chang)
2016-02 ACM/IEEE Design Automation Conference (DAC2016) Paper title: Minimum-Implant-Area-Aware Detailed Placement with Spacing Constraints, 曾楷涵 (Kai-Han Tseng) and 張耀文 (Yao-Wen Chang)
2015-12 張耀文教授獲選擔任「2016-2017 IEEE CEDA 會議副總裁」
2015-11 張耀文教授榮獲 IEEE Council on EDA (CEDA) Outstanding Service Award
2015-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2015) Paper title: Detailed-Routability-Driven Analytical Placement for Mixed-Size Designs with Technology and Region Constraints, 黃朝琴 (Chau-Chin Huang), 李昕穎 (Hsin-Ying Lee), 林柏橋 (Bo-Qiao Lin), 楊勝為 (Sheng-Wei Yang), 張晉豪 (Chin-Hao Chang), 陳思鐸 (Szu-To Chen), and 張耀文 (Yao-Wen Chang)
2015-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2015) Paper title: Provably Good Max-Min-m-neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication, 林植文 (Zhi-Wen Lin), 方劭云 (Shao-Yun Fang), 張耀文 (Yao-Wen Chang), 饒偉正 (Wei-Cheng Rao) and 管傑雄 (Chieh-Hsiung Kuan )
2015-04 1st Place at 2015 ACM ISPD Blockage-Aware Detailed Routing-Driven Placement Contest, 黃朝琴 (Chau-chin Huang), 楊勝為 (Sheng-Wei Yang), 張晉豪 (Chin-Hao Chang), 李昕穎 (Hsin-Ying Lee), 陳思鐸 (Szu-To Chen), 林柏僑 (Bo-Qiao Lin), and 張耀文 (Yao-Wen Chang)
2015-02 ACM/IEEE Design Automation Conference (DAC2015) Paper title: Cutting Structure-Aware Analog Placement Based on Self-Aligned Double Patterning with E-Beam Lithography, 歐紘誌 (Hung-Chih Ou), 曾楷涵 (Kai-Han Tseng), and 張耀文 (Yao-Wen Chang)
2015-02 ACM/IEEE Design Automation Conference (DAC2015) Paper title: Layout-Dependent-Effects-Aware Analytical Analog Placement, 歐紘誌 (Hung-Chih Ou), 曾楷涵 (Kai-Han Tseng), 劉昭彥 (Jhao-Yan Liu), 吳一鵬 (I-Peng Wu), and 張耀文 (Yao-Wen Chang)
2015-02 ACM/IEEE Design Automation Conference (DAC2015) Paper title: Nanowire-aware Routing Considering High Cut Mask Complexity, 蘇育萱(Yu-Hsuan Su) and 張耀文 (Yao-Wen Chang)
2015-02 ACM/IEEE Design Automation Conference (DAC2015) Paper title: Routing-Architecture-Aware Analytical Placement for Heterogeneous FPGAs, 陳聖彥(Sheng-Yen Chen), and 張耀文(Yao-Wen Chang)
2014-09 IEEE/ACM Asia South Pacific Design Automation Conference (ASP-DAC-2014) Paper title: Detailed-Routing-Driven Analytical Standard-Cell Placement, 黃朝琴 (Chau-Chin Huang), 邱建雄 (Chien-Hsiung Chiou), 曾楷涵 (Kai-Han Tseng), and 張耀文(Yao-Wen Chang)
2014-09 IEEE/ACM Asia South Pacific Design Automation Conference (ASP-DAC-2014) Paper title: Layout Decomposition for Spacer-is-Metal (SIM) Self-Aligned Double Patterning, 方劭云 (Shao-Yun Fang ), 戴翊書(Yi-Shu Tai), 張耀文(Yao-Wen Chang)
2014-09 IEEE/ACM Asia South Pacific Design Automation Conference (ASP-DAC-2014) Paper title: Non-Stitch Triple Patterning-Aware Routing Based on Conflict Graph Pre-Coloring, 許博雅(Po-Ya Hsu), 張耀文(Yao-Wen Chang)
2014-07 IEEE International Conference on Computer Design (ICCD2014) Paper title : Simultaneous EUV flare- and CMP-Aware Placement, 留啟原 (Chi-Yuan Liu), and 張耀文 (Yao-Wen Chang)
2014-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2014) Paper title:Efficient and Effective Packing and Analytical Placement for Large-Scale Heterogeneous FPGAs, 陳昱臻(Yu-Chen Chen), 陳聖彥(Sheng-Yen Chen), and 張耀文(Yao-Wen Chang)
2014-06 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2014) Paper title: Fast Lithographic Mask Optimization Considering Process Variation, 蘇育萱(Yu-Hsuan Su), 黃于真(Yu-Chen Huang), 蔡亮群(Liang-Chun Tsai), 張耀文(Yao-Wen Chang), Shayak Banerjee
2014-02 ACM/IEEE Design Automation Conference (DAC2014) Paper title: Overlay-aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process, 劉又仁 (Iou-Jen Liu), 方劭云 (Shao-Yun Fang), and 張耀文 (Yao-Wen Chang
2014-02 ACM/IEEE Design Automation Conference (DAC2014) Paper title: A New Asynchronous Pipeline Template for Power and Performance Optimization, 何冠賢 (Kuan-Hsien Ho), 張耀文 (Yao-Wen Chang)
2014-02 ACM/IEEE Design Automation Conference (DAC2014) Paper title: Functional ECO Using Metal-Configurable Gate-Array Spare Cells, 張華宇(Hua-Yu Chang), 江蕙如(Iris Hui-Ru Jiang), and 張耀文(Yao-Wen Chang)
2014-02 ACM/IEEE Design Automation Conference (DAC2014) Paper title: Routability-Driven Blockage-Aware Macro Placement, 陳奕方 (Yi-Fang Chen), 黃朝琴 (Chau-Chin Huang), 邱建雄 (Chien-Hsiung Chiou), and 張耀文 (Yao-Wen Chang)
2014-02 ACM/IEEE Design Automation Conference (DAC2014) Paper title: Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification, 留啟原 (Chi-Yuan Liu), 姜慧如 (Hui-Ju Jiang), and 張耀文 (Yao-Wen Chang)
2014-02 張耀文教授榮獲國科會102年度傑出研究獎
2014-01 張耀文教授獲選擔任「2014-2015 IEEE CEDA 技術活動副總裁」
2013-12 陳聖彥榮獲聯詠科技獎學金
2013-11 1st Place at the 2013 ACM/IEEE CAD Contest at ICCAD (Legalization and Detailed Placement Contest), 黃朝琴 (Chau-Chin Huang), 邱建雄 (Chien-Hsiung Chiou) 林植文( Zhi-Wen Lin), 曾楷涵 (Kai-Han Tseng), and 張耀文(Yao-Wen Chang)
2013-11 3rd Place at the 2013 ACM/IEEE CAD Contest at ICCAD (Mask Optimization Contest), 蘇育萱 (Yu-Hsuan Su), 黃于真 (Yu-Chen Huang) , 蔡亮群 (Liang-Chun Tsai), and 張耀文 (Yao-Wen Chang)
2013-08 歐紘誌榮獲聯發科技獎學金 (MediaTek Fellowship)
2013-06 張耀文教授榮獲 DAC Prolific Author in a Single Year at the 50th DAC
2013-06 張耀文教授榮獲 DAC First Most Papers in Fifth Decade at the 50th DAC
2013-06 張耀文教授榮獲 DAC Long (12+ years) Publication Streak at the 50th DAC
2013-06 張耀文教授榮獲 DAC Prolific Author Award at the 50th DAC
2013-02 ACM/IEEE Design Automation Conference (DAC2013) Paper title: Stitch-Aware Routing Framework for Multiple E-Beam Lithography, 方劭云 (Shao-Yun Fang), 劉又仁 (Iou-Jen Liu), and 張耀文 (Yao-Wen Chang)
2013-02 ACM/IEEE Design Automation Conference (DAC2013) Paper title: Double Patterning Lithography-Aware Analog Placement, 張簡幸枝 (Hsing-Chih Chang-Chien), 歐紘誌 (Hung-Chih Ou), 陳東傑 (Tung-Chieh Chen), Ta-Yu Kuan, and 張耀文 (Yao-Wen Chang)
2013-02 ACM/IEEE Design Automation Conference (DAC2013) Paper title: Coupling-Aware Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits, 歐紘誌 (Hung-Chih Ou), 何冠賢 (Kuan-Hsien Ho), 張耀文 (Yao-Wen Chang), and 曹蕙芳 (Hui-Fang Tsao)
2013-02 ACM/IEEE Design Automation Conference (DAC2013) Paper title: An Efficient and Effective Analytical Placer for FPGAs, 林子恆 (Tzu-Hen Lin), Pritha Banerjee, and 張耀文 (Yao-Wen Chang)
2013-02 ACM/IEEE Design Automation Conference (DAC2013) Paper title: Multiple Chip Planning for Chip-Interposer Codesign, 何元凱 (Yuan-Kai Ho), and 張耀文 (Yao-Wen Chang)
2013-02 ACM/IEEE Design Automation Conference (DAC2013) Paper title: Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations, 歐紘誌 (Hung-Chih Ou), 張簡幸枝 (Hsing-Chih Chang-Chien), and 張耀文 (Yao-Wen Chang)
2013-02 ACM/IEEE Design Automation Conference (DAC2013) Paper title: Routability-Driven Placement for Hierarchical Mixed-Size Circuit Designs, 徐孟楷 (Meng-Kai Hsu), 陳奕方 (Yi-Fang Chen), 黃朝琴 (Chau-Chin Huang), and 張耀文 (Yao-Wen Chang)
2012-11 張耀文教授榮獲 2013 IEEE Fellow
2012-11 周昇榮獲中國電機工程學會101年青年論文獎 (張耀文教授指導)
2012-11 3rd Place at the 2012 CAD Contest at ICCAD, 陳奕方 (Yi-Fang Chen) and 黃朝琴 (Chau-Chin Huang)
2012-11 3rd Place at the 2012 CAD Contest at ICCAD, 留啟原 (Chi-Yuan Liu), 陳聖彥 (Sheng-Yen Chen) and 劉又仁 (Iou-Jen Liu)
2012-11 1st Place at the 2012 SIGDA's CADathlon at ICCAD, 歐紘誌 (Hung-Chih Ou) and 許博雅 (Po-Ya Hsu)
2012-09 方劭云榮獲台積電傑出學生研究獎銀獎
2012-06 1st Place at the 2012 ACM/SIGDA Student Research Competition (Graduate Student Category), 方劭云 (Shao-Yun Fang )
2012-06 1st Place at the DAC 2012 Routability-Driven Placement Contest, 徐孟楷 (Meng-Kai Hsu) and 張耀文 (Yao-Wen Chang)
2012-04 1st Place of 2012 ACM ISPD Discrete Gate Sizing Contest, 何冠賢 (Kuan-Hsien Ho) , 許博雅 (Po-Ya Hsu), 陳昱臻 (Yu-Chen Chen), and 張耀文 (Yao-Wen Chang)
2012-02 ACM/IEEE Design Automation Conference (DAC2012) Paper title: Obstacle-Avoiding Free-assignment Routing for Flip-Chip Designs, 李柏緯(Po-Wei Lee), 李緒頡(Hsu-Chieh Lee), 何元凱(Yuan-Kai Ho), 張耀文(Yao-Wen Chang), 林依潔(I-Jye Lin), and Cindy Shen
2012-02 ACM/IEEE Design Automation Conference (DAC2012) Paper title: Non-uniform Multilevel Analog Routing with Matching Constraints, 歐紘誌(Hung-Chih Ou), 張簡幸枝 (Hsing-Chih Chang-Chien), and 張耀文(Yao-Wen Chang)
2012-02 ACM/IEEE Design Automation Conference (DAC2012) Paper title: Simultaneous Flare Level and Flare Variation Minimization with Dummification in EUVL, 方劭云(Shao-Yun Fang) and 張耀文(Yao-Wen Chang)
2012-02 ACM/IEEE Design Automation Conference (DAC2012) Paper title: A Novel Layout Decomposition Algorithm for Triple Patterning Lithography, 方劭云(Shao-Yun Fang), 陳威宇(Wei-Yu Chen), and 張耀文(Yao-Wen Chang)
2012-02 ACM/IEEE Design Automation Conference (DAC2012) Paper title: Structure-Aware Placement for Datapath Intensive Circuit Designs, 周昇(Sheng Chou), 徐孟楷(Meng-Kai Hsu), and 張耀文(Yao-Wen Chang)
2012-02 ACM/IEEE Design Automation Conference (DAC2012) Paper title: A Chip-Package-Board Co-Design Methodology, 李緒頡(Hsu-Chieh Lee) and 張耀文(Yao-Wen Chang)
2012-02 ACM/IEEE Design Automation Conference (DAC2012) Paper title: Timing ECO Optimization Using Metal-Configurable Gate-Array Spare Cells, 張華宇(Hua-Yu Chang), 江蕙如(Hui-Ru Jiang), and 張耀文(Yao-Wen Chang)
2011-10 李緒頡榮獲中國電機工程學會100年青年論文獎 (張耀文教授指導)
2011-09 EDA 實驗室在頂尖期刊IEEE TCAD 連續四年(2007-2010)論文發表數每年世界第一
2011-09 EDA 實驗室連續六年 (2006-2011) 在頂尖國際會議IEEE/ACM ICCAD論文發表數每年世界第一
2011-09 EDA 實驗室連續六年 (2006-2011) 在頂尖國際會議IEEE/ACM ICCAD和 ACM/IEEE DAC論文發表總數每年世界第一
2011-09 歐紘誌榮獲台積電獎學金 (TSMC scholarship)
2011-09 1st Winner of 2011 IEEE CEDA PATMOS-TAC Contest, 何冠賢 (Kuan-Hsien Ho) , 何元凱 (Yuan-Kai Ho), and 張耀文 (Yao-Wen Chang)
2011-08 施信瑋榮獲聯發科技獎學金 (MediaTek Fellowship)
2011-08 李緒頡榮獲推薦成為中華民國斐陶斐榮譽學會100年榮譽會員
2011-08 周邦彥榮獲推薦成為中華民國斐陶斐榮譽學會100年榮譽會員
2011-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2011) Paper title: Escape Routing for Staggered-Pin-Array PCBs, 何元凱(Yuan-Kai Ho), 李緒頡(Hsu-Chieh Lee), and 張耀文(Yao-Wen Chang)
2011-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2011) Paper title: Power Reduction by Placement and Clock-Network Co-Synthesis for Pulsed-Latch Designs, 莊易霖(Yi-Lin Chuang), 林虹廷(Hong-Ting Lin), 何宗易(Tsung-Yi Ho), 張耀文(Yao-Wen Chang), and Diana Marculescu
2011-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2011) Paper title: Routability-Driven Analytical Placement for Mixed-Size Circuit Designs, 徐孟楷(Meng-Kai Hsu), 周昇(Sheng Chou), 林子恆(Tzu-Hen Lin), and 張耀文(Yao-Wen Chang)
2011-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2011) Paper title: Timing ECO Optimization via Criticality Identification and Bezier Curve Smoothing, 張華宇(Hua-Yu Chang), 江蕙如(Iris Hui-Ru Jiang), and 張耀文(Yao-Wen Chang)
2011-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2011) Paper title: A Corner Stitching Compliant B*-tree Representation and Its Applications to Analog Placement, 曹蕙芳(Hui-Fang Tsao), 周邦彥(Pang-Yen Chou), 黃士倫(Shih-Lun Huang), 張耀文(Yao-Wen Chang), 林柏宏(Po-Hung Lin), Duan-Ping Chen, and Dick Liu
2011-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2011) Paper title: Heterogeneous B*-trees for Analog Placement with Symmetry and Regularity Considerations, 周邦彥(Pang-Yen Chou), 歐紘誌(Hung-Chih Ou), and 張耀文(Yao-Wen Chang)
2011-05 張耀文教授榮獲電資學院100年度學術貢獻獎
2011-02 ACM/IEEE Design Automation Conference (DAC2011) Paper title: TSV-Aware Analytical Placement for 3D IC Designs, 徐孟楷(Meng-Kai Hsu), 張耀文(Yao-Wen Chang), and Valeriy Balabanov (Best Paper Nominee)
2011-02 ACM/IEEE Design Automation Conference (DAC2011) Paper title: Simultaneous functional and timing ECO, 張華宇(Hua-Yu Chang), 江蕙如(Hui-Ru Jiang), and 張耀文(Yao-Wen Chang)
2011-02 張耀文教授榮獲99年度國科會傑出研究獎
2010-11 The #1 worldwide in the citation ranking in the category of Hardware & Architecture in the Microsoft Academic Search Database link
2010-10 李柏緯獲得中國電機工程學會青年論文獎第一名
2010-10 Best Paper Award in IEEE International Conference on Computer Design (ICCD2010) Paper title: Provably good OPC modeling and its applications to interconnect optimization, 黃士倫(S.-L. Huang), 林忠緯(C.-W. Lin), and 張耀文(Y.-W. Chang)
2010-09 張耀文教授榮獲 2010 IBM Faculty Award
2010-09 許欽雄、張耀文榮獲 99年度臺大科林論文獎優等獎
2010-08 張耀文教授榮升台灣大學電子工程學研究所所長
2010-08 Best Paper Award of EDA Session in the 21th VLSI Design/CAD Symposium, Taiwan. Paper title: ECO Timing and Mask-Cost Optimization with Redundant Wires, 方劭云, 簡佐帆, 張耀文
2010-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: Design-Hierarchy Aware Mixed-Size Placement for Routability Optimization, 莊易霖(Yi-Lin Chuang), Gi-Joon Nam, Charles J. Alpert, 張耀文(Yao-Wen Chang), Jarrod Roy, and Natarajan Viswanathan
2010-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: Native-Conflict-Aware Wire Perturbation for Double Patterning Technology, 陳思佑(Szu-Yu Chen) and 張耀文(Yao-Wen Chang) (Best Paper Nominee)
2010-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: High Variation-Tolerant Obstacle-Avoiding Clock Mesh Synthesis with Symmetrical Driving Trees, 施信瑋(Xin-Wei Shih), 李緒頡(Hsu-Chieh Lee), 何冠賢(Kuan-Hsien Ho), and 張耀文(Yao-Wen Chang)
2010-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: Template-Mask Design Methodology for Double Patterning Technology, 許欽雄(Chin-Hsiung Hsu), 張耀文(Yao-Wen Chang), and Sani R. Nassif
2010-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs, 徐孟楷(Meng-Kai Hsu) and 張耀文(Yao-Wen Chang)
2010-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2010) Paper title: Redundant-Wires-Aware ECO Timing and Mask-Cost Optimization, 方劭云(Shao-Yun Fang), 簡佐帆(Tzuo-Fan Chien), and 張耀文(Yao-Wen Chang)
2010-06 九十八學年度教育部主辦大學校院積體電路電腦輔助設計軟體製作競賽 定題組佳作: 劉俊宏
定題組佳作: 歐紘誌、徐子軒
2010-03 NTUclock 獲 2010 ACM/IEEE ISPD 國際電子設計自動化軟體研發競賽第三名; 研發團隊: 施信瑋, 李緒頡, 何冠賢, 張耀文
2010-02 ACM/IEEE Design Automation Conference (DAC2010) Paper title: Fast Timing-Model Independent Buffered Clock-Tree Synthesis, 施信瑋(Xin-Wei Shih) and 張耀文(Yao-Wen Chang)
2010-02 ACM/IEEE Design Automation Conference (DAC2010) Paper title: Pulsed-latch-aware placement for timing-integrity optimization, 莊易霖(Yi-Lin Chuang), Sangmin Kim, Youngsoo Shin, and 張耀文(Yao-Wen Chang)
2010-02 ACM/IEEE Design Automation Conference (DAC2010) Paper title: Cross-Contamination Aware Design Methodology for Pin-Constrained Digital Microfluidic Biochips, 林宭宇(Cliff Chiung-Yu Lin) and 張耀文(Yao-Wen Chang)
2009-12 方家偉獲得台灣大學電子所97學年度最佳博士論文獎
2009-10 林宭宇榮獲「中國電機工程學會98年青年論文獎」第一名
2009-10 實驗室在頂尖期刊IEEE TCAD 2008論文發表數世界第一
2009-10 實驗室連續三年 (2007-2009) 在頂尖國際會議ACM/IEEE DAC及IEEE/ACM ICCAD論文發表數世界第一
2009-09 IEEE/ACM Asia South Pacific Design Automation Conference (ASP-DAC-2010) Paper title: TRECO: Dynamic Technology Remapping for Timing Engineering Change Orders, Kuan-Hsien Ho, Jie-Hong Roland Jiang, Yao-Wen Chang
2009-09 IEEE/ACM Asia South Pacific Design Automation Conference (ASP-DAC-2010) Paper title: Blockage-Avoiding Buffered Clock-Tree Synthesis for Clock Latency-Range and Skew Minimization, Xin-Wei Shih, Chung-Chun Cheng, Yuan-Kai Ho and Yao-Wen Chang
2009-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2009) Paper title: BIST Design Optimization for Large-Scale Embedded Memory Cores, Tzuo-Fan Chien, Wen-Chi Chao, Chien-Mo Li, Kuan-Yu Liao, Ming-Tung Chang, Min-Hsiu Tsai, and Chih-Mou Tseng
2009-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2009) Paper title: Voltage-Drop Aware Analytical Placement by Global Power Spreading for Mixed-Size Circuit Designs, Yi-Lin Chuang, Po-Wei Lee, and Yao-Wen Chang
2009-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2009) Paper title: Simultaneous Layout Migration and Decomposition for Double Patterning Technology, Chin-Hsiung Hsu, Yao-Wen Chang, Sani R. Nassif
2009-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2009) Paper title: An Efficient Pre-assignment Routing Algorithm for Flip-Chip Designs, Po-Wei Lee, Chung-Wei Lin, Yao-Wen Chang
2009-06 九十七學年度教育部主辦大學校院積體電路電腦輔助設計軟體製作競賽
不定題組特優: 李柏緯
不定題組優等: 莊易霖
不定題組佳作: 許欽雄、陳思佑
2009-04 NTUclock 獲 2009 ACM/IEEE ISPD 國際電子設計自動化軟體研發競賽第一名; 研發團隊: 施信瑋, 何元凱, 鄭仲鈞, 張耀文
2009-04 ACM/IEEE Design Automation Conference (DAC2009) Paper title: Flip-Chip Routing with Unified Area-I/O Pad Assignments for Package-Board Co-Design, 方家偉(Jia-Wei Fang), Martin D. F. Wong, 張耀文(Yao-Wen Chang)
2009-04 ACM/IEEE Design Automation Conference (DAC2009) Paper title: Thermal-driven analog placement considering device matching, 林柏宏(P.-H. Lin), 張宏博(H. Zhang), Martin D. F. Wong, 張耀文(Yao-Wen Chang)
2009-04 ACM/IEEE Design Automation Conference (DAC2009) Paper title: Spare-Cell-Aware Multilevel Analytical Placement, 江哲維, 徐孟楷, 趙開元, 張耀文(Yao-Wen Chang)
2009-04 ACM/IEEE Design Automation Conference (DAC2009) Paper title: ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochip, 林宭宇(Cliff Chiung-Yu Lin), 張耀文(Yao-Wen Chang)
2009-02 何元凱、施信瑋獲得「97學年度台灣積體電路製造股份有限公司贊助台大電子所EDA組博士班研究生獎學金」
2009-01 陳東傑獲得台灣大學電子所96學年度最佳博士論文獎
2009-01 陳東傑、廖光萬、林柏宏獲得台灣大學電子所2008年「學生傑出研究獎」
2008-12 陳東傑、江哲維、陳皇宇、許欽雄獲得2008年台灣大學傑出表現獎學金
2008-09 莊易霖、何冠賢獲得2008年電子所科技英語簡報比賽第三名
2008-09 徐孟楷獲得新思科技2008博士班獎學金
2008-09 陳思佑 (第二名)入圍2008年第七屆國際 ACM CADathlon at ICCAD 競賽台灣培訓決選
2008-09 張耀文教授獲得台灣大學「教學優良獎」(Excellent Teacher Award)
2008-08 徐孟楷 電子所EDA組博士班直升第一名
2008-08 陳皇宇、周思睿、張耀文榮獲VLSI Design/CAD Symposium, 2008 CAD組最佳論文獎
2008-07 陳泰蓁榮獲沈文仁教授年度論文獎
2008-07 陳泰蓁、廖光萬、江哲維、林柏宏、何元凱、陳東傑、喻秉鴻、張耀文獲得思源科技教育基金會2008年EDA獎勵金 (DAC2008)
2008-07 陳信成、莊易霖、方家偉、何冠賢、許欽雄、陳皇宇、張耀文獲得思源科技教育基金會2008年EDA獎勵金 (ICCAD2008)
2008-07 徐孟楷, 電子所EDA組碩士班成績第二名
2008-07 陳思佑, 電子所EDA組碩士班成績第一名
2008-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2008) Paper title: Routing for Chip-Package-Board Co-Design Considering Differential Pairs, 方家偉(Jia-Wei Fang), 何冠賢(Kuan-Hsien Ho), 張耀文(Yao-Wen Chang)
2008-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2008) Paper title: Area-I/O Flip-Chip Routing for Chip-Package Co-Design, 方家偉(Jia-Wei Fang), 張耀文(Yao-Wen Chang)
2008-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD-2008) Paper title: "Multi-layer global routing considering via and wire capacities" 許欽雄(C.-H. Hsu), 陳皇宇(H.-Y. Chen), 張耀文(Y.-W. Chang)
2008-07 IEEE/ACM International Conference on Computer-Aided Design (ICCAD2008) Paper title: Constraint Graph-Based Macro Placement for Mixed-Size Circuit Designs, 陳信成(Hsin-Chen Chen), 莊易霖(Yi-Lin Chuang), 張耀文(Yao-Wen Chang), 張永忠(Yung-Chung Chang)
2008-04 ACM/IEEE Design Automation Conference (DAC2008) Paper title: Analog Placement Based on Hierarchical Module Clustering, 林柏宏(Po-Hung Lin), Shyh-Chang Lin
2008-04 ACM/IEEE Design Automation Conference (DAC2008) Paper title: An Integrated Nonlinear Placement Framework with Congestion and Porosity Aware Buffer Planning, 陳東傑(Tung-Chieh Chen), Ashutosh Chakraborty, David Z. Pan
2008-04 ACM/IEEE Design Automation Conference (DAC2008) Paper title: Predictive Formulae for OPC with Applications to Lithography-Friendly Routing, 陳泰蓁, 廖光萬, 張耀文(Best Paper Award nominee)
2008-04 ACM/IEEE Design Automation Conference (DAC2008) Paper title: Routability-Driven Analytical Placement by Net Overlapping Removal for Large-Scale Mixed-Size Designs, 江哲維, 蘇柏穎, 張耀文
2008-04 ACM/IEEE Design Automation Conference (DAC2008) Paper title: A Progressive-ILP Based Routing Algorithm for Cross-Referencing Biochips, 喻秉鴻, S. S. Sapatnekar, 楊佳玲, 張耀文
2008-04 NTUgr 獲 2008 ACM/IEEE ISPD 國際電子設計自動化軟體研發競賽第二名; 研發團隊: 陳皇宇, 許欽雄, 張耀文
2007-12 許凱琦獲得2007年「潘文淵文教基金會獎學金」
2007-12 陳泰蓁獲得台灣大學電子所95學年度最佳博士論文獎
2007-12 林忠緯獲得台灣大學電子所95學年度最佳碩士論文獎
2007-12 方家偉獲得台灣大學電子所2007年「學生傑出研究獎」
2007-12 陳東傑獲得台灣大學電子所2007年「學生傑出研究獎」
2007-12 林柏宏獲得台灣大學電子所2007年「學生傑出研究獎」
2007-12 李婉萍獲得台灣大學電子所2007年「學生傑出研究獎」
2007-11 林宭宇, 2007年台大電子所EDA組碩士甄試入學第一名
2007-11 施信瑋, 2007年台大電機所CS組碩士甄試入學第一名
2007-11 江哲維與陳東傑獲第六屆「2007年ACM 國際電腦輔助設計馬拉松競賽」(EDA 奧林匹亞程式競賽) 全世界第一名
2007-11 本實驗室 發表頂尖會議 IEEE/ACM ICCAD 論文 6篇, 全世界第一名
2007-11 張耀文教授獲邀擔任頂尖期刊 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 編輯
2007-11 張耀文教授獲邀擔任頂尖會議 2008 IEEE/ACM ICCAD 執行委員 (Executive Committee)
2007-11 張耀文教授再次獲邀擔任頂尖會議 2008 ACM/IEEE DAC 議程委員 (Technical Program Committee)
2007-10 林忠緯獲得中國電機工程學會青年論文獎第一名
2007-10 張耀文獲得中國電機工程學會青年論文指導獎第一名
2007-09 莊易霖獲得「台灣益華電腦股份有限公司EDA組博士班研究生獎學金」
2007-09 陳思佑 (第一名)、陳皇宇 (第五名 )、許欽雄(第五名)入圍 2007年第六屆國際 ACM CADathlon at ICCAD 競賽台灣培訓決選
2007-09 喻秉鴻獲得Prof. Margarida Jacome Memorial Travel Award for ICCAD
2007-09 許欽雄獲得「台灣新思科技股份有限公司EDA組博士班研究生獎學金」
2007-09 林忠緯、張耀文榮獲科林論文獎(Lam Thesis Award)優等獎
2007-09 林依潔 電子所EDA組博士班成績第一名
2007-08 陳皇宇 電子所EDA組博士班成績第二名
2007-08 許欽雄 電子所EDA組博士班成績第二名
2007-08 莊易霖 電子所EDA組博士班直升第一名
2007-08 喻秉鴻獲得ICCAD travel grant award
2007-08 陳皇宇, 周思睿, 王聖龍, 張耀文獲得 ICCAD 最佳論文獎提名
2007-08 陳東傑榮獲沈文仁教授年度論文獎
2007-08 Best Paper Award of EDA in the 18th VLSI Design/CAD Symposium, Taiwan. Paper title: A Network-Flow Based Algorithm for Digital Microfluidic Biochip Routing, 喻秉鴻, 楊佳玲, 張耀文
2007-06 九十五學年度教育部主辦大學校院積體電路電腦輔助設計軟體製作競賽定題組特優: 陶芚a、黃士倫、李孟祥、林忠緯
定題組佳作: 鄭仲鈞、徐孟楷
不定題組特優: 方家偉、陷僆
不定題組佳作: 陳信成、莊易霖
不定題組佳作: 廖光萬、陳泰蓁
2007-06 陳泰蓁, 周思睿, 林忠緯獲選為斐陶斐榮譽會員
2007-04 ACM/IEEE Design Automation Conference (DAC2007) Paper title: MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs, 陳東傑, 喻秉鴻, 張耀文, 黃福助(MTK), 劉典岳(MTK)
2007-04 ACM/IEEE Design Automation Conference (DAC2007) Paper title: A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages, 劉宏毅, 李婉萍, 張耀文
2007-04 ACM/IEEE Design Automation Conference (DAC2007) Paper title: Analog Placement based on Novel Symmetry-Island Formulation, 林柏宏, 林世昌(Springsoft)
2007-04 ACM/IEEE Design Automation Conference (DAC2007) Paper title: An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design, 方家偉, 陷僆, 張耀文 (best paper nominee; received the highest score in the beyond-die track)
2007-04 趙文綺, 電子所 EDA 組碩士班考試第一名
2007-04 簡佐帆, 電機所 CS 組碩士班考試第一名
2006-12 江哲維, 陳信成獲得台灣大學傑出表現獎
2006-12 陳皇宇獲得台灣大學電子所2006年「學生傑出研究獎」
2006-11 陳東傑, 江哲維獲得ICCAD CADathlon第三名(3rd place)
2006-10 許欽雄獲得「台灣積體電路製造股份有限公司EDA組博士班研究生獎學金」
2006-09 周思睿, 電子所EDA組碩士班成績第一名
2006-09 林忠緯, 電子所EDA組碩士班成績第二名
2006-07 陳皇宇、蔣梅芳、張耀文獲得思源科技教育基金會 2006年EDA獎勵金 (DAC2006) Paper title: Novel Full-Chip Gridless Routing Considering Double-Via Insertion
2006-07 喻秉鴻、張耀文獲得思源科技教育基金會 2006年EDA獎勵金 (DAC2006) Paper title: Placement of Digital Microfluidic Biochips Using the T-tree Formulation
2006-07 江哲維、張耀文獲得思源科技教育基金會 2006年EDA獎勵金 (ICCAD2006) Paper title: An Optimal Simultaneous Diode/Jumper Insertion Algorithm for Antenna Fixing
2006-07 陳東傑、江哲維、許天彰、陳信成、張耀文獲得思源科技教育基金會 2006年EDA獎勵金 (ICCAD2006) Paper title: A High-Quality Mixed-Size Analytical Placement System for Large-Scale Circuit Designs
2006-07 李婉萍、劉宏毅、張耀文獲得思源科技教育基金會 2006年EDA獎勵金 (ICCAD2006) Paper title: Voltage Island Partitioning and Floorplanning for Power Optimization Under Timing Constraints
2006-07 劉宏毅、林忠緯、周思睿、張耀文獲得思源科技教育基金會 2006年EDA獎勵金 (ICCAD2006) Paper title: Current Path Analysis for Electrostatic Discharge Protection
2006-07 方家偉、林依潔、喻秉鴻、張耀文獲得思源科技教育基金會 2006年EDA獎勵金 (ICCAD2005) Paper title: A routing algorithm for flip chip design
2006-06 九十四學年度教育部主辦大學校院積體電路電腦輔助設計軟體製作競賽
不定題組特優: 陳東傑、江哲維、酗揤、陳信成
定題組優等: 陳彥賓、方家偉
定題組佳作: 莊易霖、李孟祥
不定題組佳作: 林翠薏、林依潔
2006-04 ACM/IEEE Design Automation Conference (DAC2006) Paper title: Novel Full-Chip Gridless Routing Considering Double-Via Insertion 陳皇宇、蔣梅芳、張耀文
2006-04 ACM/IEEE Design Automation Conference (DAC2006) Paper title: Placement of Digital Microfluidics Biochips Using the T-tree Formulation 喻秉鴻,楊佳玲,張耀文
2006-04 NTUplace 獲 2006 ACM/IEEE ISPD 國際電子設計自動化 繡m軟體 研發競賽第三名 (分項評比: 導線長第一名; 整體品質第二名 [與第一名差距小於 1%]; 整體總分第三名 [與第一名差距小於 2%, 誤差範圍內]); 研發團隊: 陳東傑, 江哲維, 酗揤, 陳信成, 張耀文
2006-04 張耀文教授獲得台灣大學「教學優良獎」All-university Excellent Teacher Award, National Taiwan University, September 2006.
2005-12 陷僆素繸o「臺灣大學學生傑出表現獎學金」
2005-10 張耀文教授獲得國科會「研究計劃第一級主持費」 (傑出研究獎)
2005-10 何宗易獲科林論文獎優等獎
2005-10 吳彥緯獲得中國電機工程學會青年論文獎
2005-10 蘇柏穎獲科林論文獎頭等獎
2005-10 何宗易獲龍騰論文獎
2005-10 陳皇宇獲得「台灣積體電路製造股份有限公司EDA組博士班研究生獎學金」
2005-10 林忠緯獲得「Incentia 穎想科技股份有限公司EDA組碩士班研究生獎學金」
2005-08 陳皇宇, 電子所EDA組博士班直升第一名
2005-07 陳皇宇, 電子所ICS組碩士班成績第一名
2005-07 蔣梅芳, 電機所CS組碩士班成績第一名
2005-06 九十三學年度大學校院積體電路電腦輔助設計軟體製作競賽 本實驗室許欽雄,陳信成榮獲定題組特優;李婉萍,陳彥賓榮獲定題組優等;陳皇宇,蔣梅芳榮獲定題組佳作;張宸]榮獲不定題組特優;方家偉,林依潔,陳東傑榮獲不定題組佳作
2005-06 方家偉, 電子所EDA組博士班考試成績第一名
2005-05 ACM/IEEE Design Automation Conference (DAC2005) Paper title: An Optimal Jumper Insertion Algorithm for Antenna Effect voidance/Fixing Authors:蘇柏穎,張耀文
2005-05 ACM/IEEE Design Automation Conference (DAC2005) Paper title: Multilevel Full-Chip Routing for the X-Based Architecture (Best Paper Nomination) Authors:何宗易,張宸峰,張耀文,陳少傑
2005-04 NTUPlace在 2005 ISPD Placement Contest 獲得除美國外第一名佳績
2004-12 EDA組 碩士班甄試報到第一名林忠緯, 第二名 周思睿 第三名 許欽雄
2004-09 張耀文教授榮獲台灣大學教學優良獎
2004-09 張耀文教授榮獲台灣大學首屆研究成就獎
2004-09 ICS組 博士班直升第一名江哲維, 第二名 陳東傑
2004-07 張耀文教授榮獲國科會第三屆(93年度)吳大猷紀念獎
2004-06 教育部主辦大學校院積體電路電腦輔助設計軟體製作競賽本實驗室成員 陳泰蓁 陳聖丰 榮獲不定題組特優, 陳東傑榮獲不定題組優 等,江哲維 許天彰 榮獲定題組 優等, 張宸峰 方宇綸 榮獲定題組 佳作
 
聯絡方式
地址:10617 台北市大安區羅斯福路四段一號國立台灣大學博理館 406 室
電話:02-3366-3700 - 6406 , 02-2363-5251 - 6406
傳真:02-2368-1679 (請註明 博理館406室 EDA實驗室)
mail to webmaster